青青草原综合久久大伊人导航_色综合久久天天综合_日日噜噜夜夜狠狠久久丁香五月_热久久这里只有精品

posts - 71,  comments - 41,  trackbacks - 0
? 2003 by Charles C. Lin. All rights reserved.

A Simple Model of a Computer

In order to understand a computer, we need to have a model of how it looks. A model is a simplification of reality. It keeps all the essential parts of the reality, and leaves out unimportant parts.

For example, a map models the roads in, say, a city. However, it doesn't tell you how much traffic is on each road, or where there are stop lights, or what offices or stores are near those roads. That information is either too difficult or too time-sensitive (i.e., it would get obsolete fast) to include in a map.

Our model of a computer is very simple, yet it has all the essential elements we need to understand these notes.

Here's an picture of our "computer".

The CPU contains registers and an ALU. The memory contains data and instructions. The CPU is connected to the memory through two busses: a 32 bit data bus and a 32 bit address bus.

A Simple Model of Memory

We're going to treat memory as a large one-dimensional array. This array can have up to 232 elements. Each element stores one byte.

When you first learned about arrays, you learned that an array has an index, and it has contents at that index. It's possible to confuse the two. After all, the index and the contents at that index are often numbers.

We don't use the word index to refer to an element at a location. Instead, we use the word address.

Memory is often said to be byte-addressable, which means that each address stores one byte. We could also talk about nybble-addressable (each address stores one nybble, which is 4 bits), or perhaps a word-addressable memory (each address stores one word, which we define to be 32 bits). However, it's very rare to see anything besides byte-addressable memory.

How to Store a Word

Suppose you want to store a quantity larger than one byte in memory. What do you do? For example, you may want to store 32 bits. Many quantities in the CPU have 32 bits (which is 4 bytes).

Most people would agree that you break the quantity into 4 bytes, and store them at four consecutive addresses in memory.

In particular, suppose you had a 32-bit word denoted as B31..0. You can divide this into four bytes: B31..24, B23..16, B15..8, and B7..0. We'll call B31..24 the most significant byte, or the high byte. We'll call B7..9 the least significant byte, or the low byte.

Let's say we store these four bytes at addresses 1000, 1001, 1002, and 1003.

However, there are two (common) ways to store four consecutive bytes. You can store high byte at the smallest address, i.e,, store B31..24 at address 1000 (and store B23..16 at address 1001, B15..8 at address 1002, and B7..0 at address 1003). This is called big-endian, because the big end (the high byte) is stored first.

Or you can store low byte at the smallest address, i.e,, store B7..0 at address 1000 (and store B15..8 at address 1001, B23..16 at address 1002, and B31..24 at address 1003). This is called little-endian, because the little end (the low byte) is stored first.

Even though a word takes up four addresses, we usually refer only to the smallest address when indicating the location in memory. So you simply have to be aware that you may be storing more than one byte, and thus more than one address in memory is being used.

Endianness affects any quantity larger than a byte. So halfwords (two bytes) have endianness, as do doublewords (eight bytes).

Word Alignment

For technical reasons, words are stored at word-aligned addresses. Recall that when we refer to an address of the word, it's the address of the first byte. For big-endian machines, the first byte is the high byte. For little-endian machines, the first byte is the low byte. The first byte is the byte at the smallest address.

A word-aligned address is an address that is divisible by 4. Equivalently, you can say it's an addresss that is a multiple of 4, or an address whose low two bits A1..0 = 00. That is, it's low two bits are both 0. (See why that's the same as being divisible by 4).

Halfwords are half-word aligned. This means half-words must be stored at addresses divisible by 2. This is equivalent to saying the address of a half-word aligned quantity, when written in binary, must have its least significant bit set to 0. That is, A0 = 0.

Doublewords are double-word aligned. This means double-words must be stored at addresses divisible by 8. This is equivalent to saying the address of a double-word aligned quantity, when written in binary, must have its low 3 bits set to 0. That is, A2..0 = 000.

In general, if you have 2k bytes, it must be stored at address that is divisible by 2k and that bits Ak-1..0 = 0k-1.

Some CPUs do not have word alignment, but nearly all RISC CPUs do, so it's important to understand the concept.

What Does the Memory Hold?

We can have up to 232 bytes in memory. That's potentially 4 gigabytes of memory! This is a lot.

What is memory used for? It is used to store information. In particular, it can store:

  • data This can be integers, floating point numbers, MPEGS, JPEGs, or any variety of data formats. It can be the internal representation of objects, etc.

  • instructions One of the surprising ideas in computers is the idea that instructions can also be stored in memory. A long time ago, people thought of computers with highly specific purposes (for example, computing trajectories of missiles), and didn't think of it as general purpose. By allowing instructions to be "soft", i.e., represented just like data, it can be manipulated like data too.

  • garbage Not every address stores meaningful data. Some of it is merely 0's and 1's without meaning.

In general, certain sections of memory are reserved for data, while other sections are reserved for instructions. Nevertheless, there's no inherent information stored in the bytes that indicate it's an instruction vs. data.

This has lead people to say "Information = Bits + Context". That is, bits do not have any meaning, except in certain contexts. Thus, if the CPU "thinks" there is an instruction at a certain address, then it will treat the binary value at that address as an instruction, even if it's not a truly meaningful instruction (i.e., it could be a valid instruction, but not within a meaningful program).

Thus, the CPU distinguishes between data, instructions, and garbage by context, not by any special tagging of the bytes to indicate what is stored. This means, in general, if you could inspect the bytes in memory, it might be difficult to tell if those bytes are data or instructions, or even if you could tell it was data, it would be hard to tell what kind of data it is.

Load/Store: Operations with Memory

The CPU needs to move the bytes in memory to the CPU so they can be handled more readily. For modern RISC machines, there are two instructions to move data to and from memory: load and store. Thus, RISC machines are often said to be load-store architectures. This is to contrast with CISC machines which often use memory addresses as operands in instructions that are not load nor store.

To load bytes means to copy some bytes from memory to a register located on the CPU. This is the same as reading from memory to the CPU.

To store bytes means to copy some bytes from a register in the CPU to a memory location specified by a memory address. This is the same as writing from the CPU to memory.

A More Detailed Model of Memory

While we view memory as a large array, we need to be more specific when it comes to how the CPU interacts with memory.

In particular, we're going to describe the pins associated with a memory chip. Pins are used for inputs and outputs of a chip. Some pins are for inputs (receiving information from the outside world). Some are for outputs (providing information to the outside world). Some are bidirectional (they do both).

First, we know that the CPU needs to access memory for either load or store. To do this, it needs to provide an address. So, we're going to assume memory has 32 bits of input for an address, which we label as A31..0.

In reality, there are many memory chips that are parts of memory. A large amount of memory is built from many memory chips. However, as far as the CPU is concerned, it can pretend that there is one monolithic memory chip (because of the interface memory provides). We'll do the same as well. We'll pretend there is one large 4 gigabyte memory chip.

Secondly, we need to tell memory whether we intend to read or write to memory. In this case, read and write are from the perspective of the CPU. Thus, to read from memory, means to get data out of the memory (so it can be sent to the CPU). This can be seen as a write from the perspective of memory. To write to memory means to get data into memory. This can be seen as a read from the perspective of memory.

We use the pin R/\W which is read as "read, not write". When R/\W = 1, we perform a read. When R/\W = 0, we perform a write. Usually, when we write something like \P we mean that P is active when 0 is input (this is also called active low). This is in contrast to writing it as P which is active when P is 1 (this is also called active high).

However, we don't always want to read or write. Sometimes we wish to do neither. (If we had to choose, it's better to do a read, since this does not update memory. However, reading makes the data bus unusable by other devices).

Thus, we have another input pin called CE for chip enable. Sometimes this pin is called chip select.

Since we do not write \CE, we assume CE is active high. That is, memory is enabled when CE = 1.

If CE = 0, then memory is disabled, which means memory ignores R/\W and performs neither a read, nor a write.

Finally, we need pins for the data. We assume these pins are bidirectional. They serve as input, when a write operation is being performed by the CPU (input to the memory chip, that is). They serve as output, when a read operation is being performed. They're ignored when the chip enable is not active.

We'll call these pins D31..0.

There's one more output pin from memory called ACK, which is short for "acknowledgement". It's not obvious why you need to have such a pin. It's purpose is to be involved in a protocol between memory and CPU for reading from or writing to memory.

A Diagram of Memory

Legend of Pins

  1. R/\W (read/not write) This is a one bit input that comes from the CPU. The CPU tells memory that it wants to perform a read by setting R/\W = 1. It tells memory that it wants to perform a write by setting R/\W = 0. However, memory only recognizes this bit when CE = 1.

  2. CE (chip enable) When CE = 1, then the value of R/\W is processed by memory (and a read/write is performced). If CE = 0, memory neither reads nor writes. CE is 1 bit.

  3. ACK (acknowledgement) This is normally set to 0. When a read or write is completed, ACK is set to 1. This wire is sent to the CPU. It is reset back to 0 when CE is set to 0. ACK is 1 bit.

  4. A31..0 (address bus). The CPU (or possibly another I/O device) outputs the address to read or write.

  5. D31..0 (data bus). If the CPU is performing a read (i.e., a load), then memory writes data onto the data bus at the address specified by the address bus. The CPU copies the data from the data bus to the CPU.

    If the CPU is performing a write (i.e., a store) then it writes the data onto data bus. Memory copies the value into the memory location specified by the address on the address bus.

    In both reads and writes, the CPU puts the address onto the address bus.

A Chart Describing Memory Operations

CER/\WOperation
00No read nor write (since CE is not active)
01No read nor write (since CE is not active)
10Read data from memory (load)
11Write data to memory (store)

How It's Hooked Up

As you can see, memory has pins that serve as inputs, outputs, and somtimes both. These pins are connected to wires and busses, which are also connected to the CPU.

As you might guess, the address pins A31..0 are hooked up the address bus (see the diagram of the computer at the top of this page).

The data pins D31..0 are hooked up to the data bus (see the diagram of the computer at the top of this page).

What about R/\W and CE? These signals come directly from the CPU. So, the CPU isn't just hooked up to the data bus and the address bus. Assume there's a control bus where signals are sent between CPU and memory. There's three wires on this bus between CPU and memory: R/\W and CE go from CPU to memory. ACK goes from the memory to the CPU.

How Fast Is Memory?

It might be strange to talk about the "speed" of memory. After all, is memory physically moving around? Of course not! Well, maybe some electrons are moving around.

Speed refers to the amount of time it takes to perform a read or write. Compared to performing those same operations on a register, reads and writes to memory are really, really, really slow. (Even slower still is accessing disk, which is incredibly slow).

Continuous Flow

Recall that information in hardware is sent along wires (or busses), and that these are continuously sending out 0's and 1's (and possibly Z, which means no output, or garbage).

For example, the CPU needs to keep asserting the value CE = 1 until a read or write operation is completed. It must also continue to assert R/\W as well. The CPU must also assert the address to the address bus until the operation is complete.

If the CPU is doing a write, then it must assert the data on the data bus, until memory sends back ACK = 1. If the CPU is doing a read, memory must assert the data onto the data bus until CE is set to 0.

The two biggest hurdles to understanding hardware is that values must be asserted onto a wire or bus until the operation is complete (it's not like making a function call, where you have a discrete computation). The second concept is that "everything" in hardware can be performed in parallel. Programming teaches us to think sequentially, but hardware is usually done in parallel.

Think of hardware like a city, where there are many businesses carrying out their activities in parallel. Occasionally, for some businesses (like building a house), you may need to wait for someone else to do their job before you can do yours.

Similarly, in hardware, there are many devices doing things in parallel. Of course, they are all working together to run assembly language instructions.

Summary

We treat memory as a black box, which contains an array of values. Memory has some input pins (A31..0, CE, R/\W), output pins (ACK) and bidirectional pins (D31..0).

Think of this as an interface (just like a Java class interface). This is how the CPU views memory. The actual implementation may involve many memory chips hooked up in such a way to give the illusion that there is one monolithic chip. This goes to show you that hardware has abstractions, just as software does.

The amount of memory in the CPU is very limited (roughly 128 bytes, due to 32 32-bit registers), so most information is stored in memory. Memory stores data, instructions, and garbage.

While certain regions of memory are reserved for code and other regions for data, the CPU basically distinguishes between code and data by context. This means there is no "tagging" or "labelling" of bits in memory. Thus, if you could inspect the binary values in memory, you would (in general) be unable to tell what the binary values stood for. The CPU generally assumes certain addresses contain data and certain addresses contain code. If these assumptions are incorrect, errors occur.

The CPU accesses information from memory sending addresses and control signals to memory. It may either send or receive data depending on whether a read or write operation is being performed.

Accessing memory is very slow compared to accessing registers which reside directly on the CPU. Registers can be accessed in about 0.25 ns while memory can be accessed in about 100 ns. Thus memory is about 400 times as slow as registers. Despite the speed (or lack thereof) of memory, the CPU must access memory because the CPU has very little memory of its own.

posted on 2007-01-23 16:59 Charles 閱讀(375) 評論(0)  編輯 收藏 引用 所屬分類: 拿來主義
<2006年11月>
2930311234
567891011
12131415161718
19202122232425
262728293012
3456789

決定開始寫工作日記,記錄一下自己的軌跡...

常用鏈接

留言簿(4)

隨筆分類(70)

隨筆檔案(71)

charles推薦訪問

搜索

  •  

積分與排名

  • 積分 - 51984
  • 排名 - 447

最新評論

閱讀排行榜

評論排行榜

青青草原综合久久大伊人导航_色综合久久天天综合_日日噜噜夜夜狠狠久久丁香五月_热久久这里只有精品
  • <ins id="pjuwb"></ins>
    <blockquote id="pjuwb"><pre id="pjuwb"></pre></blockquote>
    <noscript id="pjuwb"></noscript>
          <sup id="pjuwb"><pre id="pjuwb"></pre></sup>
            <dd id="pjuwb"></dd>
            <abbr id="pjuwb"></abbr>
            久久精品国产精品亚洲精品| 久久精品视频免费观看| 欧美日韩亚洲91| 欧美日韩精品一本二本三本| 欧美精品在线观看播放| 欧美丝袜第一区| 国产精品网站在线| 国产真实精品久久二三区| 国产综合在线视频| 亚洲国产精品尤物yw在线观看| 亚洲免费大片| 欧美一级理论性理论a| 久久久美女艺术照精彩视频福利播放| 噜噜噜91成人网| 欧美日韩成人激情| 欧美日韩成人| 精品av久久久久电影| 99riav久久精品riav| 欧美一区二区三区男人的天堂| 另类综合日韩欧美亚洲| 99re这里只有精品6| 小处雏高清一区二区三区 | 欧美性大战久久久久久久蜜臀| 国产精品视频免费观看www| 国产在线精品成人一区二区三区| 亚洲精品一二三| 久久乐国产精品| 在线亚洲伦理| 欧美高清一区| 国外视频精品毛片| 亚洲一区二区伦理| 欧美风情在线观看| 亚洲欧美日韩精品一区二区| 欧美二区在线| 韩日欧美一区二区三区| 亚洲一区在线播放| 亚洲国产精品一区二区三区| 亚洲一区在线视频| 欧美精品尤物在线| 亚洲国产福利在线| 久久精品亚洲国产奇米99| 亚洲视频1区| 欧美日韩精品| 亚洲精选视频在线| 欧美aa国产视频| 久久久噜噜噜久久| 国产亚洲福利一区| 欧美一区二区三区免费看 | 久久精品五月婷婷| 亚洲一区在线观看免费观看电影高清| 欧美欧美在线| 99精品视频免费观看视频| 免费不卡亚洲欧美| 久久精品中文| 在线观看欧美日韩| 蜜桃av综合| 久久中文字幕一区| 亚洲国产成人porn| 欧美激情一区三区| 欧美高清hd18日本| 日韩一区二区免费看| 亚洲人午夜精品| 欧美区一区二| 亚洲综合国产精品| 亚洲一区二区综合| 国产欧美日韩一区| 久久琪琪电影院| 久久手机精品视频| 91久久国产自产拍夜夜嗨| 亚洲国产精品久久久久秋霞影院| 欧美怡红院视频一区二区三区| 国产欧美精品日韩区二区麻豆天美| 亚洲欧美日韩一区二区在线 | 久久久亚洲国产天美传媒修理工| 亚洲影音一区| 国产欧美日韩亚洲一区二区三区| 久久久久欧美| 欧美大秀在线观看| 亚洲专区在线| 性欧美8khd高清极品| 伊人成年综合电影网| 亚洲大胆女人| 欧美日韩在线免费| 久久av在线| 免费不卡在线观看av| 一区二区三区精品在线| 亚洲欧美日韩直播| 亚洲电影毛片| 制服丝袜亚洲播放| 激情另类综合| 一区二区精品在线| 国产综合第一页| 亚洲精品美女91| 国产婷婷色一区二区三区在线 | 亚洲欧美日本国产有色| 国产亚洲精品v| 亚洲精品美女久久7777777| 国产欧美日韩91| 亚洲破处大片| 国产一区欧美| 一区二区三区 在线观看视频| 国内久久婷婷综合| 亚洲精品一区二区三区av| 国产日本欧美在线观看| 亚洲黄色av| 一区二区三区中文在线观看| 99热这里只有精品8| 激情久久五月天| 亚洲午夜激情| 亚洲美女视频在线观看| 欧美中文在线视频| 亚洲欧美精品在线| 免费一级欧美在线大片| 久久精品一区二区三区不卡牛牛| 欧美日韩亚洲综合| 欧美激情一区二区三级高清视频| 国产日韩精品久久| 一区二区三区欧美日韩| 亚洲人成网站在线播| 欧美在线视频在线播放完整版免费观看 | 狠狠色综合色区| 亚洲一区二区三区四区五区午夜 | 久久久久久9999| 亚洲一区在线观看免费观看电影高清| 狼狼综合久久久久综合网 | 亚洲制服欧美中文字幕中文字幕| 久久影视精品| 狂野欧美激情性xxxx| 国产拍揄自揄精品视频麻豆| 亚洲男人第一av网站| 亚洲午夜精品网| 欧美日韩四区| 99视频超级精品| 亚洲午夜精品久久久久久app| 欧美日韩精品一区二区天天拍小说 | 亚洲免费久久| 夜夜夜精品看看| 欧美日韩国产色视频| 最新日韩在线| 日韩亚洲综合在线| 欧美精品性视频| 日韩视频亚洲视频| 亚洲一区二区免费在线| 欧美色图五月天| 亚洲一区二区在线观看视频| 性8sex亚洲区入口| 国产午夜精品在线观看| 久久精品一区二区| 欧美成人免费全部观看天天性色| 在线免费观看成人网| 男女视频一区二区| 亚洲日本欧美| 亚洲欧美一区二区视频| 国产人成一区二区三区影院| 久久久久久**毛片大全| 最新亚洲激情| 久久成人精品| 91久久精品www人人做人人爽| 欧美精品成人一区二区在线观看 | 欧美高清一区二区| 亚洲午夜在线观看| 久久久之久亚州精品露出| 亚洲第一福利视频| 欧美日韩视频不卡| 欧美一区二区三区精品| 亚洲国产mv| 欧美在线观看日本一区| 亚洲国产日韩欧美在线99 | 裸体丰满少妇做受久久99精品| 亚洲成色最大综合在线| 欧美一级理论片| 亚洲日本欧美| 国产欧美1区2区3区| 欧美大片免费久久精品三p| 亚洲一区在线观看免费观看电影高清| 美日韩免费视频| 亚洲欧美电影在线观看| 亚洲成人直播| 国产日韩一级二级三级| 欧美激情国产日韩精品一区18| 亚洲午夜激情免费视频| 欧美电影在线观看完整版| 午夜精品久久久久影视| 亚洲国内欧美| 国产欧美视频在线观看| 亚洲乱码视频| 美女黄毛**国产精品啪啪 | 在线成人av| 欧美午夜大胆人体| 麻豆av一区二区三区久久| 亚洲欧美成人一区二区在线电影| 亚洲第一精品夜夜躁人人躁 | 一本大道久久精品懂色aⅴ| 麻豆成人综合网| 欧美一级黄色录像| 9色精品在线| 亚洲伦理在线免费看| 一区三区视频| 国内久久精品| 黄色日韩精品|