青青草原综合久久大伊人导航_色综合久久天天综合_日日噜噜夜夜狠狠久久丁香五月_热久久这里只有精品

posts - 71,  comments - 41,  trackbacks - 0
? 2003 by Charles C. Lin. All rights reserved.

A Simple Model of a Computer

In order to understand a computer, we need to have a model of how it looks. A model is a simplification of reality. It keeps all the essential parts of the reality, and leaves out unimportant parts.

For example, a map models the roads in, say, a city. However, it doesn't tell you how much traffic is on each road, or where there are stop lights, or what offices or stores are near those roads. That information is either too difficult or too time-sensitive (i.e., it would get obsolete fast) to include in a map.

Our model of a computer is very simple, yet it has all the essential elements we need to understand these notes.

Here's an picture of our "computer".

The CPU contains registers and an ALU. The memory contains data and instructions. The CPU is connected to the memory through two busses: a 32 bit data bus and a 32 bit address bus.

A Simple Model of Memory

We're going to treat memory as a large one-dimensional array. This array can have up to 232 elements. Each element stores one byte.

When you first learned about arrays, you learned that an array has an index, and it has contents at that index. It's possible to confuse the two. After all, the index and the contents at that index are often numbers.

We don't use the word index to refer to an element at a location. Instead, we use the word address.

Memory is often said to be byte-addressable, which means that each address stores one byte. We could also talk about nybble-addressable (each address stores one nybble, which is 4 bits), or perhaps a word-addressable memory (each address stores one word, which we define to be 32 bits). However, it's very rare to see anything besides byte-addressable memory.

How to Store a Word

Suppose you want to store a quantity larger than one byte in memory. What do you do? For example, you may want to store 32 bits. Many quantities in the CPU have 32 bits (which is 4 bytes).

Most people would agree that you break the quantity into 4 bytes, and store them at four consecutive addresses in memory.

In particular, suppose you had a 32-bit word denoted as B31..0. You can divide this into four bytes: B31..24, B23..16, B15..8, and B7..0. We'll call B31..24 the most significant byte, or the high byte. We'll call B7..9 the least significant byte, or the low byte.

Let's say we store these four bytes at addresses 1000, 1001, 1002, and 1003.

However, there are two (common) ways to store four consecutive bytes. You can store high byte at the smallest address, i.e,, store B31..24 at address 1000 (and store B23..16 at address 1001, B15..8 at address 1002, and B7..0 at address 1003). This is called big-endian, because the big end (the high byte) is stored first.

Or you can store low byte at the smallest address, i.e,, store B7..0 at address 1000 (and store B15..8 at address 1001, B23..16 at address 1002, and B31..24 at address 1003). This is called little-endian, because the little end (the low byte) is stored first.

Even though a word takes up four addresses, we usually refer only to the smallest address when indicating the location in memory. So you simply have to be aware that you may be storing more than one byte, and thus more than one address in memory is being used.

Endianness affects any quantity larger than a byte. So halfwords (two bytes) have endianness, as do doublewords (eight bytes).

Word Alignment

For technical reasons, words are stored at word-aligned addresses. Recall that when we refer to an address of the word, it's the address of the first byte. For big-endian machines, the first byte is the high byte. For little-endian machines, the first byte is the low byte. The first byte is the byte at the smallest address.

A word-aligned address is an address that is divisible by 4. Equivalently, you can say it's an addresss that is a multiple of 4, or an address whose low two bits A1..0 = 00. That is, it's low two bits are both 0. (See why that's the same as being divisible by 4).

Halfwords are half-word aligned. This means half-words must be stored at addresses divisible by 2. This is equivalent to saying the address of a half-word aligned quantity, when written in binary, must have its least significant bit set to 0. That is, A0 = 0.

Doublewords are double-word aligned. This means double-words must be stored at addresses divisible by 8. This is equivalent to saying the address of a double-word aligned quantity, when written in binary, must have its low 3 bits set to 0. That is, A2..0 = 000.

In general, if you have 2k bytes, it must be stored at address that is divisible by 2k and that bits Ak-1..0 = 0k-1.

Some CPUs do not have word alignment, but nearly all RISC CPUs do, so it's important to understand the concept.

What Does the Memory Hold?

We can have up to 232 bytes in memory. That's potentially 4 gigabytes of memory! This is a lot.

What is memory used for? It is used to store information. In particular, it can store:

  • data This can be integers, floating point numbers, MPEGS, JPEGs, or any variety of data formats. It can be the internal representation of objects, etc.

  • instructions One of the surprising ideas in computers is the idea that instructions can also be stored in memory. A long time ago, people thought of computers with highly specific purposes (for example, computing trajectories of missiles), and didn't think of it as general purpose. By allowing instructions to be "soft", i.e., represented just like data, it can be manipulated like data too.

  • garbage Not every address stores meaningful data. Some of it is merely 0's and 1's without meaning.

In general, certain sections of memory are reserved for data, while other sections are reserved for instructions. Nevertheless, there's no inherent information stored in the bytes that indicate it's an instruction vs. data.

This has lead people to say "Information = Bits + Context". That is, bits do not have any meaning, except in certain contexts. Thus, if the CPU "thinks" there is an instruction at a certain address, then it will treat the binary value at that address as an instruction, even if it's not a truly meaningful instruction (i.e., it could be a valid instruction, but not within a meaningful program).

Thus, the CPU distinguishes between data, instructions, and garbage by context, not by any special tagging of the bytes to indicate what is stored. This means, in general, if you could inspect the bytes in memory, it might be difficult to tell if those bytes are data or instructions, or even if you could tell it was data, it would be hard to tell what kind of data it is.

Load/Store: Operations with Memory

The CPU needs to move the bytes in memory to the CPU so they can be handled more readily. For modern RISC machines, there are two instructions to move data to and from memory: load and store. Thus, RISC machines are often said to be load-store architectures. This is to contrast with CISC machines which often use memory addresses as operands in instructions that are not load nor store.

To load bytes means to copy some bytes from memory to a register located on the CPU. This is the same as reading from memory to the CPU.

To store bytes means to copy some bytes from a register in the CPU to a memory location specified by a memory address. This is the same as writing from the CPU to memory.

A More Detailed Model of Memory

While we view memory as a large array, we need to be more specific when it comes to how the CPU interacts with memory.

In particular, we're going to describe the pins associated with a memory chip. Pins are used for inputs and outputs of a chip. Some pins are for inputs (receiving information from the outside world). Some are for outputs (providing information to the outside world). Some are bidirectional (they do both).

First, we know that the CPU needs to access memory for either load or store. To do this, it needs to provide an address. So, we're going to assume memory has 32 bits of input for an address, which we label as A31..0.

In reality, there are many memory chips that are parts of memory. A large amount of memory is built from many memory chips. However, as far as the CPU is concerned, it can pretend that there is one monolithic memory chip (because of the interface memory provides). We'll do the same as well. We'll pretend there is one large 4 gigabyte memory chip.

Secondly, we need to tell memory whether we intend to read or write to memory. In this case, read and write are from the perspective of the CPU. Thus, to read from memory, means to get data out of the memory (so it can be sent to the CPU). This can be seen as a write from the perspective of memory. To write to memory means to get data into memory. This can be seen as a read from the perspective of memory.

We use the pin R/\W which is read as "read, not write". When R/\W = 1, we perform a read. When R/\W = 0, we perform a write. Usually, when we write something like \P we mean that P is active when 0 is input (this is also called active low). This is in contrast to writing it as P which is active when P is 1 (this is also called active high).

However, we don't always want to read or write. Sometimes we wish to do neither. (If we had to choose, it's better to do a read, since this does not update memory. However, reading makes the data bus unusable by other devices).

Thus, we have another input pin called CE for chip enable. Sometimes this pin is called chip select.

Since we do not write \CE, we assume CE is active high. That is, memory is enabled when CE = 1.

If CE = 0, then memory is disabled, which means memory ignores R/\W and performs neither a read, nor a write.

Finally, we need pins for the data. We assume these pins are bidirectional. They serve as input, when a write operation is being performed by the CPU (input to the memory chip, that is). They serve as output, when a read operation is being performed. They're ignored when the chip enable is not active.

We'll call these pins D31..0.

There's one more output pin from memory called ACK, which is short for "acknowledgement". It's not obvious why you need to have such a pin. It's purpose is to be involved in a protocol between memory and CPU for reading from or writing to memory.

A Diagram of Memory

Legend of Pins

  1. R/\W (read/not write) This is a one bit input that comes from the CPU. The CPU tells memory that it wants to perform a read by setting R/\W = 1. It tells memory that it wants to perform a write by setting R/\W = 0. However, memory only recognizes this bit when CE = 1.

  2. CE (chip enable) When CE = 1, then the value of R/\W is processed by memory (and a read/write is performced). If CE = 0, memory neither reads nor writes. CE is 1 bit.

  3. ACK (acknowledgement) This is normally set to 0. When a read or write is completed, ACK is set to 1. This wire is sent to the CPU. It is reset back to 0 when CE is set to 0. ACK is 1 bit.

  4. A31..0 (address bus). The CPU (or possibly another I/O device) outputs the address to read or write.

  5. D31..0 (data bus). If the CPU is performing a read (i.e., a load), then memory writes data onto the data bus at the address specified by the address bus. The CPU copies the data from the data bus to the CPU.

    If the CPU is performing a write (i.e., a store) then it writes the data onto data bus. Memory copies the value into the memory location specified by the address on the address bus.

    In both reads and writes, the CPU puts the address onto the address bus.

A Chart Describing Memory Operations

CER/\WOperation
00No read nor write (since CE is not active)
01No read nor write (since CE is not active)
10Read data from memory (load)
11Write data to memory (store)

How It's Hooked Up

As you can see, memory has pins that serve as inputs, outputs, and somtimes both. These pins are connected to wires and busses, which are also connected to the CPU.

As you might guess, the address pins A31..0 are hooked up the address bus (see the diagram of the computer at the top of this page).

The data pins D31..0 are hooked up to the data bus (see the diagram of the computer at the top of this page).

What about R/\W and CE? These signals come directly from the CPU. So, the CPU isn't just hooked up to the data bus and the address bus. Assume there's a control bus where signals are sent between CPU and memory. There's three wires on this bus between CPU and memory: R/\W and CE go from CPU to memory. ACK goes from the memory to the CPU.

How Fast Is Memory?

It might be strange to talk about the "speed" of memory. After all, is memory physically moving around? Of course not! Well, maybe some electrons are moving around.

Speed refers to the amount of time it takes to perform a read or write. Compared to performing those same operations on a register, reads and writes to memory are really, really, really slow. (Even slower still is accessing disk, which is incredibly slow).

Continuous Flow

Recall that information in hardware is sent along wires (or busses), and that these are continuously sending out 0's and 1's (and possibly Z, which means no output, or garbage).

For example, the CPU needs to keep asserting the value CE = 1 until a read or write operation is completed. It must also continue to assert R/\W as well. The CPU must also assert the address to the address bus until the operation is complete.

If the CPU is doing a write, then it must assert the data on the data bus, until memory sends back ACK = 1. If the CPU is doing a read, memory must assert the data onto the data bus until CE is set to 0.

The two biggest hurdles to understanding hardware is that values must be asserted onto a wire or bus until the operation is complete (it's not like making a function call, where you have a discrete computation). The second concept is that "everything" in hardware can be performed in parallel. Programming teaches us to think sequentially, but hardware is usually done in parallel.

Think of hardware like a city, where there are many businesses carrying out their activities in parallel. Occasionally, for some businesses (like building a house), you may need to wait for someone else to do their job before you can do yours.

Similarly, in hardware, there are many devices doing things in parallel. Of course, they are all working together to run assembly language instructions.

Summary

We treat memory as a black box, which contains an array of values. Memory has some input pins (A31..0, CE, R/\W), output pins (ACK) and bidirectional pins (D31..0).

Think of this as an interface (just like a Java class interface). This is how the CPU views memory. The actual implementation may involve many memory chips hooked up in such a way to give the illusion that there is one monolithic chip. This goes to show you that hardware has abstractions, just as software does.

The amount of memory in the CPU is very limited (roughly 128 bytes, due to 32 32-bit registers), so most information is stored in memory. Memory stores data, instructions, and garbage.

While certain regions of memory are reserved for code and other regions for data, the CPU basically distinguishes between code and data by context. This means there is no "tagging" or "labelling" of bits in memory. Thus, if you could inspect the binary values in memory, you would (in general) be unable to tell what the binary values stood for. The CPU generally assumes certain addresses contain data and certain addresses contain code. If these assumptions are incorrect, errors occur.

The CPU accesses information from memory sending addresses and control signals to memory. It may either send or receive data depending on whether a read or write operation is being performed.

Accessing memory is very slow compared to accessing registers which reside directly on the CPU. Registers can be accessed in about 0.25 ns while memory can be accessed in about 100 ns. Thus memory is about 400 times as slow as registers. Despite the speed (or lack thereof) of memory, the CPU must access memory because the CPU has very little memory of its own.

posted on 2007-01-23 16:59 Charles 閱讀(371) 評(píng)論(0)  編輯 收藏 引用 所屬分類: 拿來主義
<2025年9月>
31123456
78910111213
14151617181920
21222324252627
2829301234
567891011

決定開始寫工作日記,記錄一下自己的軌跡...

常用鏈接

留言簿(4)

隨筆分類(70)

隨筆檔案(71)

charles推薦訪問

搜索

  •  

積分與排名

  • 積分 - 51563
  • 排名 - 449

最新評(píng)論

閱讀排行榜

評(píng)論排行榜

青青草原综合久久大伊人导航_色综合久久天天综合_日日噜噜夜夜狠狠久久丁香五月_热久久这里只有精品
  • <ins id="pjuwb"></ins>
    <blockquote id="pjuwb"><pre id="pjuwb"></pre></blockquote>
    <noscript id="pjuwb"></noscript>
          <sup id="pjuwb"><pre id="pjuwb"></pre></sup>
            <dd id="pjuwb"></dd>
            <abbr id="pjuwb"></abbr>
            亚洲国产一区二区视频| 久久久蜜桃一区二区人| 亚洲人www| 狠狠久久亚洲欧美专区| 国产视频一区在线观看| 国产精品成人va在线观看| 欧美精品尤物在线| 欧美日韩午夜在线| 国产精品激情| 国产视频一区在线| 1769国产精品| 亚洲毛片视频| 亚洲一区视频| 久久国产一区二区三区| 久久米奇亚洲| 欧美国产日韩一区二区| 亚洲黑丝在线| 欧美一区免费视频| 亚洲人成久久| 99视频热这里只有精品免费| 日韩一级黄色av| 夜夜爽99久久国产综合精品女不卡| 亚洲裸体在线观看| 中文有码久久| 久久精品免费观看| 欧美成人精品在线视频| 欧美人在线观看| 国产欧美日韩一区二区三区在线观看 | 99re这里只有精品6| 午夜精品久久久久久久久| 美女精品国产| 亚洲综合另类| 欧美精品情趣视频| 在线观看国产日韩| 欧美亚洲午夜视频在线观看| 欧美黑人一区二区三区| 午夜视频一区在线观看| 欧美日韩精品免费看| 亚洲第一成人在线| 欧美在线观看一二区| 亚洲激情av| 久久久99国产精品免费| 国产精品毛片大码女人| 亚洲人www| 免费精品99久久国产综合精品| 一区二区三区欧美成人| 免费成人在线视频网站| 狠狠色丁香久久婷婷综合丁香| 亚洲午夜电影| 亚洲激情偷拍| 欧美一区二区三区视频在线| 欧美日韩国产一区二区三区| 国产精品播放| 最新亚洲一区| 欧美在线精品一区| 亚洲日本欧美| 欧美一区二视频| 久久偷看各类wc女厕嘘嘘偷窃| 久久在线91| 久久久水蜜桃| 亚洲伊人观看| 欧美韩日一区二区| 国产精品一区二区a| 尹人成人综合网| 一区二区三区 在线观看视| 亚洲欧美文学| 欧美激情2020午夜免费观看| 一区二区福利| 伊人久久亚洲影院| 亚洲第一天堂av| 亚洲性视频h| 老色批av在线精品| 亚洲欧美综合v| 午夜在线成人av| 欧美日产国产成人免费图片| 国产视频久久| 亚洲一区黄色| 亚洲永久免费视频| 一区二区三区日韩欧美| 亚洲校园激情| 欧美激情一区二区三区四区| 亚洲午夜视频| 欧美日韩在线精品| 夜夜嗨av色综合久久久综合网 | aaa亚洲精品一二三区| 亚洲欧美三级在线| 91久久精品网| 欧美亚洲一区二区在线| 好看的日韩视频| 久久成人免费视频| 一区二区三区高清不卡| 欧美日本在线播放| 欧美日韩视频免费播放| 国产精品一区一区三区| 中国亚洲黄色| 亚洲免费观看在线视频| 欧美凹凸一区二区三区视频| 欧美阿v一级看视频| 欧美日韩精品一区| 久久先锋资源| 久久精品中文| 在线免费不卡视频| 欧美成人免费全部| 美女黄网久久| 亚洲国产福利在线| 亚洲国产精品视频一区| 欧美片在线播放| 亚洲视频中文字幕| 免费观看欧美在线视频的网站| 亚洲电影在线| 91久久精品国产91久久性色| 欧美高清在线一区| 亚洲视频中文字幕| 亚洲一级网站| 国产一区二区主播在线 | 一本色道久久加勒比88综合| 亚洲国产日韩欧美在线动漫| 欧美激情视频在线免费观看 欧美视频免费一 | 国产一区二区三区在线观看视频 | 国产日韩精品视频一区二区三区| 一区二区日韩伦理片| 亚洲欧洲视频在线| 欧美三级午夜理伦三级中文幕| 夜夜夜久久久| 一本一本久久a久久精品综合妖精 一本一本久久a久久精品综合麻豆 | 一区二区三区久久| 国产精品亚洲人在线观看| 一区二区日韩免费看| 亚洲精品日韩综合观看成人91| 国产精品大片| 久久久久久免费| 欧美成人网在线| 亚洲一级在线观看| 亚洲欧洲一区二区在线播放 | 亚洲日本欧美天堂| 欧美日韩国产专区| 久久精品国产视频| 免费中文日韩| 午夜精品999| 亚洲高清一二三区| 国产精品国产三级国产专播精品人| 久久精品国产成人| 欧美国产精品专区| 亚洲黄色小视频| 欧美在线视频一区二区三区| 亚洲国产精品电影| 亚洲一区二区网站| 亚洲激情偷拍| 香港久久久电影| 日韩写真在线| 久久国产福利| 亚洲欧美精品| 欧美日韩国产二区| 尤物九九久久国产精品的分类| 久久国产精品一区二区三区四区 | 午夜在线电影亚洲一区| 激情综合在线| 一区二区三欧美| 91久久精品美女高潮| 久久高清福利视频| 欧美一级在线亚洲天堂| 欧美国产国产综合| 欧美高清在线| 亚洲福利专区| 亚洲欧洲在线一区| 韩日欧美一区二区| 在线一区观看| av成人国产| 欧美xart系列高清| 久久一区二区三区av| 国产女主播一区二区三区| 亚洲另类一区二区| 日韩一区二区精品葵司在线| 模特精品在线| 午夜电影亚洲| 欧美一区二区三区在线免费观看| 欧美日韩一区精品| 欧美激情视频在线播放 | 亚洲一区免费网站| 欧美成人xxx| 久久久久欧美精品| 欧美777四色影视在线| 亚洲在线一区二区三区| 亚洲男人的天堂在线| 久久激情一区| 欧美一级片一区| 国产精品一区二区三区四区| 亚洲综合色在线| 91久久国产综合久久| 国内精品美女在线观看| 午夜精品免费在线| 久久久夜精品| 亚洲国产一区二区在线| 老司机一区二区| 亚洲精品小视频| 午夜久久久久久久久久一区二区| 欧美大片一区| 亚洲国产精品久久久久久女王| 亚洲人体1000| 欧美先锋影音|